Develops fast simulation models for semiconductor chips, SoC, and systems using high-level languages, enhancing traditional RTL-GDS flows with advanced ESL methodologies for pre-silicon development, architecture analysis, and high-level synthesis. Provides training and project teams to support customer R&D in adopting shift-left methodologies in the semiconductor industry.